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Abstract—Non-Volatile Memory (NVM) technology holds promise to replace SRAM and DRAM at various levels of the memory hierarchy.
The interest in NVM is motivated by the difficulty faced in scaling DRAM beyond 22 nm and, long-term, lower cost per bit. While offering
higher density and negligible static power (leakage and refresh), NVM suffers increased latency and energy per memory access. This
paper develops energy and performance models of memory systems and applies them to understand the energy-efficiency of replacing
or complementing DRAM with NVM. Our analysis focusses on the application of NVM in main memory. We demonstrate that NVM such
as STT-RAM and RRAM is energy-efficient for memory sizes commonly employed in servers and high-end workstations, but PCM is not.
Furthermore, the model is well suited to quickly evaluate the impact of changes to the model parameters, which may be achieved through
optimization of the memory architecture, and to determine the key parameters that impact system-level energy and performance.
F
1 INTRODUCTION
ONE of the advantages that byte-addressable non-volatilememories (NVM) bring to system design is their close-
to-zero leakage power and absence of refresh power. These
two types of loss will be jointly referred to as static power.
Compared to current state-of-the-art DRAM technology, how-
ever, NVM incurs a higher to substantially higher dynamic
energy as well as increased latency. This trend holds across
most of the NVM contenders, and is valid for at least phase-
change memory (PCM) and resistive memory (RRAM), while
spin transfer torque memory (STT-RAM) may be faster than
DRAM [3].
This paper explores the static vs. dynamic energy trade-off
of byte-addressable NVM when used as a DRAM replacement
or complement. Our approach uses first-order analytical per-
formance and power models in order to make a number of ob-
servations on this trade-off which are generally not expressed
in the mainstream computer architecture literature.
2 METHODOLOGY
We aim to model memory technologies using a small set of
parameters that characterise access latency, access energy and
background energy. While memory has many distinct parame-
ters, such as precharge energy, array and row buffer read/write
energy and latency, etc., we summarise those parameters in 3
key values:
• Average access latency (L, [CPU cycles]), taking into
account statistics for read/write distribution and open
page hit rate.
• Dynamic energy (Ed, [J]), the energy consumed on av-
erage when accessing memory, again representing the
common case access.
• Static energy (Ps, [W/GB]), the background power con-
sumed per GB of memory capacity. Background power
is assumed constant over time and includes the refresh
energy for DRAM.
Manuscript received May 26, 2014; revised July 20, 2014.
2.1 Performance and Energy Models
We assume a first order processor performance model that
distinguishes between a baseline cycles per instruction (CPI0),
which is increased by a constant amount for every memory
access made. We assume that the processor executes in total N
instructions, and requires M memory accesses per instruction.
The performance model is thus:
T (L) =
N
 
(CPI0 +ML) (1)
Here,   is the CPU clock frequency. The average memory access
latency L comprises demand fetches and cache line writebacks.
We assume that 67% of memory accesses are reads in main
memory, following industry practice [10]. Our model further-
more assumes that processes are latency-bound, a situation that
appears to be true for modern server workloads [7]. Moreover,
we assume parallelism in the memory system is increased to
offset technological restrictions of NVM.
Our energy model includes dynamic energy (Ed,mem) of
the memory, static power per GB of memory (Ps,mem) and
processor power consumption (Pcpu).
Emem = Ed,memNM + (Ps,memS + Pcpu)T (L) (2)
The parameter S represents the main memory size. Processor
power consumption is modelled as a constant, the value of
which depends on the processor, the program and on the ability
of the memory to supply data to the processor. We are thus
assuming that any performance degradation caused by NVM
will impact CPU energy through an increase in execution time
(T (L)) but not through a change in Pcpu.
2.2 Comparative Energy Model
The comparative energy model contrasts the energy consump-
tion when using a memory technology T versus when using
technology U . We vary T and U over DRAM, PCM, STT-RAM
and RRAM in this paper.
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Fig. 1. Possible trade-offs between memory technologies. The solid line describes workloads where  E = 0. Depending on the
technology parameters and on workload behavior, either U or T has lower energy. The dashed lines are the asymptotes S1 and
M1. There is a 4th trivial scenario, where one technology outperforms another on all energy and performance metrics.
Assuming main memory is comprised either entirely of
technology T or entirely of technology U , the energy difference
 E = ET   EU is equal to:
 E =
N
 
(  EdM+CPI0 PsS+ EsMS+PcpuM L) (3)
where  Ed = Ed,T   Ed,U , the difference in dynamic energy
per memory access,  Ps = Ps,T   Ps,U , the difference in
static energy per gigabyte, and  Es = Ps,TLT   Ps,ULU ,
the difference in static energy attributable to the difference in
memory access time.
We use the energy equation to characterize the workloads
for which either technology T or U consumes less energy. We
characterize workloads by two key properties: M , the memory
access rate of the workload, and S, the memory footprint of
the workload. Each (hypothetical) workload is depicted in a
2-dimensional space by assigning it to the point in the space
where its X-coordinate corresponds to the value of S and its
Y -coordinate corresponds to the value of M . Then, for each
coordinate, we evaluate  E. For some workloads (values ofM
and S),  E is positive, while for other workloads it is negative.
We identify the boundary between workloads that favour
one of the technologies T and U by solving the equation
 E = 0. There exist three non-trivial types of solutions to
this equation, as depicted in Figure 1. The governing situation
depends on the values of the energy and latency parameters.
Interestingly, in all three scenarios the boundary  E = 0 is
governed by its asymptotic behavior for infinitely largeM and
S. We calculate these asymptotes as:
M1 =  CPI0  Ps/ Es (4)
S1 =  (  Ed + Pcpu  L)/ Es (5)
The signs of the differences of the model parameters determine
the signs of M1 and S1, which correlates with the three
scenarios indicated in Figure 1. A fourth scenario is possible if
all differences carry the same sign, in which case one memory
technology trivially outperforms the other.
The scenarios will occur under different conditions. The first
scenario (Figure 1(a)) occurs when  Ps and  Es have the
same sign (as M1 < 0), i.e., the static energy consumed by
one technology is less than the other’s and increases in access
delay in the first technology do not offset the static energy
gain. Moreover, the sign of S1 is positive, implying that the
technology with less static energy has higher dynamic energy
and delay. This is the common scenario when comparing byte-
addressable non-volatile memories against DRAM.
The second and third scenarios (Figure 1(b), (c)) occur when
the reduction in static energy is offset by increased access
latency ( Ps and  Es have different signs). Moreover, the
increase in latency may be coupled with increase in memory
access energy (Figure 1(b)), or not (Figure 1(c)).
The presence of the S1 threshold in scenario I may seem
counterintuitive: when increasing the memory access rate while
keeping memory size constant, shouldn’t U consume more
energy than T at some point? This is not necessarily the case, as
increasing the memory access rate M increases the execution
time (Equation 1), and thus also increases static energy. The
model predicts that for particular values of dynamic and static
energy, there is a situation where static energy grows faster
with increasing memory access rate than dynamic energy does.
Alternatively, one may restructure Equation 3:
 E =
N
 
( EsM (S   S1) + CPI0  Ps S + Pcpu  L) (6)
Thus, the sign of M in  E depends on whether S > S1.
2.3 Energy-Delay Product
Similar observations can be made for the energy-delay product
(EDP) as for energy, although now  EDP is a quadratic
function of M :
 EDP =
N2
 2
( Ps S CPI
2
0
+ (  Ed + 2 Es S + 2Pcpu  L)CPI0 M
+ (  EDPd + EDPs S + Pcpu  
2L)M2)
Here,  2L = L2dram   L2nvm,  EDPd = Ed,dramLdram  
Ed,nvmLnvm and  EDPs = Ps,dramL2dram   Ps,nvmL2nvm.
We find four scenarios that are qualitatively the same as for
energy, with thresholds:
M1 =  CPI0( Es ±
p
Ps,dramPs,nvm L)/ EDPs
S1 =  (  EDPd + Pcpu  2L)/ EDPs
M1 potentially has two values. Only positive values matter.
3 COMPARISON OF DRAM VS. NVM
We compare DRAM and NVM using the methodology out-
lined above. Model parameter values for non-volatile memory
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TABLE 1
Model parameters for non-volatile memory technologies.
DRAM PCM STT-RAM RRAM
Ed [J] 1.56e-8 3.69e-7 2.25e-7 2.39e-8
Ps [W/GB] 3.66e-1 3.66e-3 4.88e-2 7.31e-3
L [cy] 45.5 165 60.6 61.9
 Ed [J] - -3.54e-7 -2.09e-7 -8.25e-9
 Ps [W/GB] - 3.62e-1 3.17e-1 3.58e-1
 Es [J/GB] - 1.60e+1 1.37e+1 1.62e+1
 L [cy] - -1.19e+2 -1.52e+1 -1.65e+1
 EDPd [Js] - -6.02e-5 -1.29e-5 -7.68e-7
 EDPs [Js] - 6.56e+2 5.76e+2 1.77e+3
Energy comparison
S1 [GB] - 270.0 65.4 31.6
EDP comparison
S1 [GB] - 1340.2 130.9 75.1
technologies are indicative of how these future technologies
may perform (see Table 1). The values are consistent with the
literature on PCM [5], [9], STT-RAM [11] and RRAM [9]. Static
PCM energy is rated at 1% of DRAM static energy [2]. We
further assume a 2.1GHz CPU clock, a baseline CPI0 = 1 and
a uniform 30 W CPU power consumption. The latter is based
on the observations that CPU power may be approximated
by linearly interpolating between idle and peak power using
CPU load [10], that CPU load on servers is typically small,
and that CPU idle power ratings are in the 10-20 W range [4],
[8]. The memory bus is clocked at 800 MHz and is activated
on both clock edges. The memory is organized in multiple
banks and channels in order not to be bandwidth bound for
the application domain where the above assumptions hold.
We validated the performance and energy model by execut-
ing a micro-benchmark with configurable MPKI. The bench-
mark uses pointer-chasing code through a fixed-size array to
generate a predictable number of cache misses. The MPKI is
modified by changing the array access pattern. The benchmark
is simulated on a cycle-accurate processor simulator consisting
of GEM5 [1] and the DRAMSim2 [13] main memory simulator.
We modified DRAMSim2 to achieve the desired characteris-
tics of PCM storage-class memory which include zero refresh
power, low background power, higher dynamic energy and
higher latency than DRAM. We evaluated the micro-benchmark
for 5 different MPKI values between 2 and 125. By varying the
sizes of PCM and DRAM for a given MPKI configuration, we
could confirm the shape and position of the curve  E = 0.
3.1 Energy
We find that PCM, STT-RAM and RRAM behave as in the first
scenario of Figure 1. Most importantly, the thresholds S1 that
we find for these technologies are relatively small (Table 1). In
the case of STT-RAM, it is 65.4GB, implying that any STT-RAM
main memory larger than 65.4 GB consumes less energy than the
equivalent amount of DRAM. This memory capacity is common,
if not small, for contemporary workstations and servers.
As the energy model is a first-order model, thresholds may
not be exact. However, in practice M is restricted to values
in the range 0   100 MPKI. Thus, the main conclusion that
a threshold exists is valid. The thresholds are quite loose for
large values. One may define the value S⇤ where  E = 0 and
MPKI = 100, which is a practically meaningful bound. For
PCM and the energy equation, S⇤ is 220 GB.
3.2 Energy-Delay Product
Plugging in values for the model parameters shows that the S1
thresholds are larger for EDP than they are for energy. This is
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Fig. 2. Characterisation of workload space. The annotation X>Y
indicates a region of workloads where memory technology X is
more energy-efficient than technology Y.
expected, as NVM increases delay, which must be made up by
larger savings in static power.
The results (Table 1) show that PCM is not quite as promis-
ing a technology as STT-RAM and RRAM: A memory size
of 1.34 TB is required to make PCM outperform DRAM on
EDP. However, technologies such as STT-RAM and RRAM can
outperform DRAM for memory sizes of 130.9 GB and 75.1 GB,
respectively.
3.3 NVM Latency Tolerance
The thresholds M1 and S1 depend on the memory access
latencies Ldram and Lnvm through  L and  Es. We can
rewrite the thresholds in function of Ldram and  L (avoiding
the use of Lnvm), e.g., for the energy equation:
S1 =  (  Ed + Pcpu L)/( PsLdram + Ps,dram L)
Note that Pcpu > Ps,dram, so S1 increases in absolute value
as  L grows. When  L becomes too large, S1 becomes
negative and the scenario changes (Figure 1). For a technology
like PCM, the contribution of  L to S1 is much larger than
the contribution of  Ed. Consequently, minimising  L at the
expense of  Ed increases the applicability of PCM.
If, however, NVM is optimised in isolation (i.e., Pcpu is
assumed zero), then S1 is minimized by minimizing Ed. This
assumption corresponds to optimizing a single memory char-
acteristic in isolation. Such a solution would be sub-optimal at
the system-level, where minimizing L is more important than
minimizing  Ed.
4 HYBRID MEMORY SYSTEMS
A hybrid main memory consists of SdramGB of DRAMmemory
and Snvm GB of non-volatile memory. A fraction µ of the
memory accesses are directed to NVM, while a fraction 1   µ
is directed to DRAM [12]. We assume reads and writes are
distributed evenly across the memory types. We make no par-
ticular assumptions on whether memory traffic is distributed
between DRAM and NVM by hardware or software.
We define energy per memory access Ed,hyb = (1  
µ)Ed,dram + µEd,nvm and average memory access latency
Lhyb = (1   µ)Ldram + µLnvm. Static energy consumption is
calculated as the weighed sum of static energy consumption in
both DRAM and NVM.
The energy equation for hybrid memory is given as:
Ehyb = Ed,hybMN
+(Ps,dramSdram + Ps,nvmSnvm + Pcpu)T (Lhyb)
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TABLE 2
Asymptotes for hybrid memory system, assuming
Sdram = 8GB and µ = 50%.
DRAM PCM STT-RAM RRAM
Energy comparison
S1nvm - 143.9 GB 33.4 GB 17.2 GB
EDP comparison
S1nvm - 471.2 GB 59.0 GB 37.6 GB
We are interested in the comparison of a DRAM-only memory
system versus a hybrid memory system. We define  E as
the difference of energy consumed by a DRAM-only memory
system of size Sdram + Snvm and average latency Ldram and
a hybrid memory system with sizes Sdram and Snvm and
corresponding latencies Ldram and Lnvm. The model leads to
similar observations as before, i.e., four distinct scenarios are
possible, with values for the thresholds given as follows:
M1 =   CPI0 Ps
 Es +
1 µ
µ  PsLdram
(7)
S1nvm =    Ed + (Ps,dramSdram + Pcpu) L
 Es +
1 µ
µ  PsLdram
(8)
A similar analysis was performed to compare the EDP of a
hybrid memory system with a DRAM-only system.
Hybrid memory hierarchies are very attractive from an
energy-efficiency perspective (Table 2). A hybrid memory sys-
tem with 8 GB of DRAM and at least 59.0 GB of STT-RAM is
always more energy-efficient and has lower EDP than a DRAM-
only system. But, again, we find that PCM is less promising.
5 RELATED WORK
Hybrid memories are a commonly studied approach to address
main memory energy consumption. Researchers often assume
small memory sizes, e.g. 8 GB or less [6], [14], [15]. As such,
dynamic energy consumption is important in these studies.
In this paper, we have shown the existence of a threshold
memory size S1 above which NVM outperforms DRAM in
terms of energy and EDP. As static energy dominates for large
memory sizes, many of the proposed techniques to reduce
NVM energy consumption become mute at scale, or they
should be interpreted as a way of lowering the S1 threshold.
This work does not optimize the performance of NVM. Per-
formance must be optimised independently, typically through
caching. Similarly, a common goal is to modify the NVM
memory layout [3], [5], [9]. Our hybrid memory model may be
applied to these studies by adjusting the parameters Ed, Ps and
L to the optimised values. Note that asymmetric read/write
memory latencies can be expressed in the parameter L by
computing the appropriate average latency. The parameter µ
can model caching. Conversely, the model may be applied to
evaluate the benefits that optimisation of the model parameters
may bring, select what parameters to optimise, or express
constraints on the optimisation (e.g., S1 < 64GB).
6 CONCLUSION
We have presented an analytical model for comparing energy
and energy-delay product of non-volatile and DRAM memory
technologies. Workloads are characterised by memory size and
access frequency. The model shows that byte-addressable NVM
technologies are more energy-efficient than DRAM when the
memory size exceeds a technology-dependent threshold. The
model can be used to quickly evaluate the impact of changes to
the memory architecture on energy, such as DRAM caching and
write-avoidance schemes, by substituting improved values for
the technology parameters. It can also indicate what memory
system parameters to optimize.
The presented model applies to latency-sensitive workloads.
In future work, bandwidth restrictions and read/write asym-
metry will be addressed.
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